Design of Fractional-Order Integrator Controlled by Single Voltage Gain
dc.contributor.author | Šotner, Roman | cs |
dc.contributor.author | Petržela, Jiří | cs |
dc.contributor.author | Jeřábek, Jan | cs |
dc.contributor.author | Herencsár, Norbert | cs |
dc.contributor.author | Andriukaitis, Darius | cs |
dc.date.accessioned | 2019-07-30T06:55:34Z | |
dc.date.available | 2019-07-30T06:55:34Z | |
dc.date.issued | 2019-07-01 | cs |
dc.description.abstract | This work presents analyses of interaction of fractional- and integer-order transfer functions when their responses are added together by simple linear operation of sum. The mathematical background is very complex but practical consequences may be very useful for further design of electronically reconfigurable circuits including modification of shape of the resulting magnitude and phase responses. Described approach allows control of constant phase shift in limited operational bandwidth by single parameter that is documented by PSpice simulations with models of common of-the-shelf active elements. | en |
dc.format | text | cs |
dc.format.extent | 360-364 | cs |
dc.format.mimetype | application/pdf | cs |
dc.identifier.citation | Proceedings of the 2019 42nd International Conference on Telecommunications and Signal Processing (TSP), Budapest, Hungary. 2019, p. 360-364. | en |
dc.identifier.doi | 10.1109/TSP.2019.8768814 | cs |
dc.identifier.isbn | 978-1-7281-1864-2 | cs |
dc.identifier.other | 157693 | cs |
dc.identifier.uri | http://hdl.handle.net/11012/180512 | |
dc.language.iso | en | cs |
dc.publisher | IEEE | cs |
dc.relation.ispartof | Proceedings of the 2019 42nd International Conference on Telecommunications and Signal Processing (TSP), Budapest, Hungary | cs |
dc.relation.uri | https://ieeexplore.ieee.org/document/8768814 | cs |
dc.rights | (C) IEEE | cs |
dc.rights.access | openAccess | cs |
dc.subject | Constant phase element | en |
dc.subject | fractional-order | en |
dc.subject | integer-order | en |
dc.subject | linear operation | en |
dc.subject | phase shift control | en |
dc.subject | transfer response. | en |
dc.title | Design of Fractional-Order Integrator Controlled by Single Voltage Gain | en |
dc.type.driver | conferenceObject | en |
dc.type.status | Peer-reviewed | en |
dc.type.version | acceptedVersion | en |
sync.item.dbid | VAV-157693 | en |
sync.item.dbtype | VAV | en |
sync.item.insts | 2020.03.31 09:57:00 | en |
sync.item.modts | 2020.03.31 07:46:05 | en |
thesis.grantor | Vysoké učení technické v Brně. Fakulta elektrotechniky a komunikačních technologií. Ústav telekomunikací | cs |
thesis.grantor | Vysoké učení technické v Brně. Fakulta elektrotechniky a komunikačních technologií. Ústav radioelektroniky | cs |
Files
Original bundle
1 - 1 of 1
Loading...
- Name:
- fractionalorder_vut.pdf
- Size:
- 1.82 MB
- Format:
- Adobe Portable Document Format
- Description:
- fractionalorder_vut.pdf