A 0.3-V 98-dB Rail-to-Rail OTA in 0.18 um CMOS
Loading...
Date
2020-02-06
Authors
ORCID
Advisor
Referee
Mark
Journal Title
Journal ISSN
Volume Title
Publisher
IEEE
Altmetrics
Abstract
A new solution for an ultra-low-voltage, ultra-low-power operational transconductance amplifier (OTA) is presented in the paper. The design exploits a three-stage structure with a Reversed Miller Compensation Scheme, where the input stage is based on a non-tailed bulk-driven differential pair. Optimization of the structure for very low supply voltage is discussed. The resulting amplifier outperforms other ultra-low-voltage OTAs in terms of a DC voltage gain and power efficiency, expressed by standard figures of merit. Experimental verification using a 0.18 mu m CMOS technology, with supply voltage of 0.3-V, showed a dissipation power of 13 nW, a DC voltage gain of 98 dB, a gain-bandwidth product of 3.1 kHz and an average slew-rate of 9.1 V/ms at 30 pF load capacitance. The experimental results agree well with simulations.
Description
Citation
IEEE Access. 2020, vol. 8, issue 1, IF: 3.745, p. 27459-27467.
https://ieeexplore.ieee.org/document/8985331/
https://ieeexplore.ieee.org/document/8985331/
Document type
Peer-reviewed
Document version
Published version
Date of access to the full text
Language of document
en