All-Pass Time Delay Circuit Magnitude Response Optimization Using Fractional-Order Capacitor
dc.contributor.author | Herencsár, Norbert | cs |
dc.contributor.author | Kartci, Aslihan | cs |
dc.contributor.author | Tlelo-Cuautle, Esteban | cs |
dc.contributor.author | Metin, Bilgin | cs |
dc.contributor.author | Cicekoglu, Oguzhan | cs |
dc.date.issued | 2018-08-05 | cs |
dc.description.abstract | Paper presents the integer- and fractional-order cases of a voltage-mode all-pass time delay circuit, or more frequently called as all-pass filter, employing a single negative-type current-controlled current inverting transconductance amplifier and a floating capacitor. Utilization of a fractional-order capacitor (FoC) C0,06 with 12 pF " sec.04 value for magnitude response optimization of the filter is investigated. FoC was emulated via 4th-order Valsa RC network and values optimized using modified least squares quadratic method. In frequency range MHz-I GlIz it shows only +0.5 degree phase angle deviation and the relative pseudo-capacitance error varies from-1.85% to +0.73%. SPICE simulations are given to prove the theory. | en |
dc.format | text | cs |
dc.format.extent | 129-132 | cs |
dc.format.mimetype | application/pdf | cs |
dc.identifier.citation | Proceedings of the 2018 61st IEEE International Midwest Symposium on Circuits and Systems (MWSCAS). 2018, p. 129-132. | en |
dc.identifier.doi | 10.1109/MWSCAS.2018.8624059 | cs |
dc.identifier.isbn | 978-1-5386-7392-8 | cs |
dc.identifier.orcid | 0000-0002-9504-2275 | cs |
dc.identifier.orcid | 0000-0001-5690-7574 | cs |
dc.identifier.other | 149105 | cs |
dc.identifier.researcherid | A-6539-2009 | cs |
dc.identifier.researcherid | E-2150-2018 | cs |
dc.identifier.scopus | 23012051100 | cs |
dc.identifier.scopus | 55576535400 | cs |
dc.identifier.uri | http://hdl.handle.net/11012/194802 | |
dc.language.iso | en | cs |
dc.publisher | IEEE | cs |
dc.relation.ispartof | Proceedings of the 2018 61st IEEE International Midwest Symposium on Circuits and Systems (MWSCAS) | cs |
dc.relation.uri | https://ieeexplore.ieee.org/document/8624059 | cs |
dc.rights | (C) IEEE | cs |
dc.rights.access | openAccess | cs |
dc.subject | all-pass filter | en |
dc.subject | CCCITA- | en |
dc.subject | fractional-order capacitor | en |
dc.subject | FoC | en |
dc.subject | fractional-order filter | en |
dc.subject | time delay circuit | en |
dc.subject | voltage-mode | en |
dc.title | All-Pass Time Delay Circuit Magnitude Response Optimization Using Fractional-Order Capacitor | en |
dc.type.driver | conferenceObject | en |
dc.type.status | Peer-reviewed | en |
dc.type.version | acceptedVersion | en |
sync.item.dbid | VAV-149105 | en |
sync.item.dbtype | VAV | en |
sync.item.insts | 2025.02.03 15:42:05 | en |
sync.item.modts | 2025.01.17 18:45:17 | en |
thesis.grantor | VysokĂ© uÄŤenĂ technickĂ© v BrnÄ›. Fakulta elektrotechniky a komunikaÄŤnĂch technologiĂ. Ăšstav telekomunikacĂ | cs |
Files
Original bundle
1 - 1 of 1
Loading...
- Name:
- AllPassTimeVUT.pdf
- Size:
- 1.89 MB
- Format:
- Adobe Portable Document Format
- Description:
- AllPassTimeVUT.pdf