Compact MOS-RC Voltage-Mode Fractional-Order Oscillator Design

Loading...
Thumbnail Image

Authors

Kartci, Aslihan
Herencsár, Norbert
Koton, Jaroslav
Psychalinos, Costas

Advisor

Referee

Mark

Journal Title

Journal ISSN

Volume Title

Publisher

IEEE
Altmetrics

Abstract

A new voltage-mode fractional-order oscillator, employing in total 12 Metal-Oxide-Semiconductor (MOS) transistors, is introduced in this paper. The proposed circuit is composed of two operational transconductance amplifiers, two inverting voltage buffers, one resistor, and two fractional-order capacitors. Compared with the corresponding already introduced fractional-order oscillators, it offers the benefit of low transistor count and, therefore, simplicity of its structure. In addition, it offers the well-known advantages of fractional-order oscillators about the capability for achieving very low and high oscillation frequencies with reasonable component values. The behavior of the proposed oscillator has been numerically studied using the MATLAB program, while its performance has been evaluated by SPICE simulations, using TSMC 0.18 um Level-7 CMOS process parameters with ±1 V supply voltages.
A new voltage-mode fractional-order oscillator, employing in total 12 Metal-Oxide-Semiconductor (MOS) transistors, is introduced in this paper. The proposed circuit is composed of two operational transconductance amplifiers, two inverting voltage buffers, one resistor, and two fractional-order capacitors. Compared with the corresponding already introduced fractional-order oscillators, it offers the benefit of low transistor count and, therefore, simplicity of its structure. In addition, it offers the well-known advantages of fractional-order oscillators about the capability for achieving very low and high oscillation frequencies with reasonable component values. The behavior of the proposed oscillator has been numerically studied using the MATLAB program, while its performance has been evaluated by SPICE simulations, using TSMC 0.18 um Level-7 CMOS process parameters with ±1 V supply voltages.

Description

Citation

Proceedings of the 2017 23 European Conference on Circuit Theory and Design (ECCTD 2017). 2017, p. 1-4.
http://ieeexplore.ieee.org/document/8093281/

Document type

Peer-reviewed

Document version

Accepted version

Date of access to the full text

Language of document

en

Study field

Comittee

Date of acceptance

Defence

Result of defence

Endorsement

Review

Supplemented By

Referenced By

Citace PRO