Optimizing components for Dilithium and Kyber unified hardware implementation
but.event.date | 23.04.2024 | cs |
but.event.title | STUDENT EEICT 2024 | cs |
dc.contributor.author | Dobiáš, Patrik | |
dc.contributor.author | Malina, Lukáš | |
dc.date.accessioned | 2024-07-09T07:47:50Z | |
dc.date.available | 2024-07-09T07:47:50Z | |
dc.date.issued | 2024 | cs |
dc.description.abstract | As the ongoing standardization process of postquantum schemes yields initial outcomes, it is important not only to focus on optimization of standalone implementations but also to explore the possibilities of combining multiple schemes into one unified architecture. In this paper, we focus on exploring the combination of two NIST selected schemes, namely the CRYSTALS-Dilithium digital signature scheme and the CRYSTALS-Kyber key encapsulation scheme. We present optimized designs of unified hardware components that can be used as building blocks for these schemes. All implemented components outperform state-of-the-art implementations in both hardware utilization and performance. | en |
dc.format | text | cs |
dc.format.extent | 171-175 | cs |
dc.format.mimetype | application/pdf | en |
dc.identifier.citation | Proceedings II of the 30st Conference STUDENT EEICT 2024: Selected papers. s. 171-175. ISBN 978-80-214-6230-4 | cs |
dc.identifier.doi | 10.13164/eeict.2024.171 | |
dc.identifier.isbn | 978-80-214-6230-4 | |
dc.identifier.issn | 2788-1334 | |
dc.identifier.uri | https://hdl.handle.net/11012/249309 | |
dc.language.iso | en | cs |
dc.publisher | Vysoké učení technické v Brně, Fakulta elektrotechniky a komunikačních technologií | cs |
dc.relation.ispartof | Proceedings II of the 30st Conference STUDENT EEICT 2024: Selected papers | en |
dc.relation.uri | https://www.eeict.cz/eeict_download/archiv/sborniky/EEICT_2024_sbornik_2.pdf | cs |
dc.rights | © Vysoké učení technické v Brně, Fakulta elektrotechniky a komunikačních technologií | cs |
dc.rights.access | openAccess | en |
dc.subject | CRYSTALS-Dilithium | en |
dc.subject | CRYSTALS-Kyber | en |
dc.subject | FPGA | en |
dc.title | Optimizing components for Dilithium and Kyber unified hardware implementation | en |
dc.type.driver | conferenceObject | en |
dc.type.status | Peer-reviewed | en |
dc.type.version | publishedVersion | en |
eprints.affiliatedInstitution.department | Fakulta elektrotechniky a komunikačních technologií | cs |
Files
Original bundle
1 - 1 of 1
Loading...
- Name:
- 171-eeict-2024-II.pdf
- Size:
- 1.44 MB
- Format:
- Adobe Portable Document Format
- Description: