An Embedded Implementation of Discrete Zolotarev Transform Using Hardware-Software Codesign

Simple item page
dc.contributor.authorKubak, Jan
dc.contributor.authorStastny, Jakub
dc.contributor.authorSovka, Pavel
dc.coverage.issue2cs
dc.coverage.volume30cs
dc.date.accessioned2021-07-12T08:14:54Z
dc.date.available2021-07-12T08:14:54Z
dc.date.issued2021-06cs
dc.description.abstractThe Discrete Zolotarev Transform (DZT) brings an improvement in the field of spectral analysis of non-stationary signals. However, the transformation algorithm called Approximated Discrete Zolotarev Transform (ADZT) suffers from high computational complexity. The Short Time ADZT (STADZT) requires high segment length, 512 samples, and more, while high segment overlap to prevent information loss, 75 % at least. The STADZT requirements along with the ADZT algorithm computational complexity result in a rather high computational load. The algorithm computational complexity, behavior, and quantization error impacts are analyzed. We present a solution which deals with high computational load employing co-design methods targeting Field Programmable Gate Array (FPGA). The system is able to compute one-shot DZT spectrum 2 048 samples long in ≈ 22ms. Real-time STADZT spectrum of a mono audio signal of 16 kHz sampling frequency can be computed with overlap of 91 %.en
dc.formattextcs
dc.format.extent364-371cs
dc.format.mimetypeapplication/pdfen
dc.identifier.citationRadioengineering. 2021 vol. 30, č. 2, s. 364-371. ISSN 1210-2512cs
dc.identifier.doi10.13164/re.2021.0364en
dc.identifier.issn1210-2512
dc.identifier.urihttp://hdl.handle.net/11012/200450
dc.language.isoencs
dc.publisherSpolečnost pro radioelektronické inženýrstvícs
dc.relation.ispartofRadioengineeringcs
dc.relation.urihttps://www.radioeng.cz/fulltexts/2021/21_02_0364_0371.pdfcs
dc.rightsCreative Commons Attribution 4.0 International licenseen
dc.rights.accessopenAccessen
dc.rights.urihttp://creativecommons.org/licenses/by/4.0/en
dc.subjectDiscrete Zolotarev Transform (DZT)en
dc.subjectApproximated Discrete Zolotarev Transform (ADZT)en
dc.subjectembedded hardwareen
dc.subjecthardware-software co-designen
dc.subjectField Programmable Gate Array (FPGA)en
dc.subjectVHDLen
dc.titleAn Embedded Implementation of Discrete Zolotarev Transform Using Hardware-Software Codesignen
dc.type.driverarticleen
dc.type.statusPeer-revieweden
dc.type.versionpublishedVersionen
eprints.affiliatedInstitution.facultyFakulta eletrotechniky a komunikačních technologiícs
Files
Original bundle
Now showing 1 - 1 of 1
Thumbnail Image
Name:
21_02_0364_0371.pdf
Size:
299.02 KB
Format:
Adobe Portable Document Format
Description:
Download
Collections
2021/2