Design Of Latched Comparator

but.event.date27.04.2017cs
but.event.titleStudent EEICT 2017cs
dc.contributor.authorMatěj, Jan
dc.date.accessioned2020-05-07T09:40:28Z
dc.date.available2020-05-07T09:40:28Z
dc.date.issued2017cs
dc.description.abstractThis paper deals with design methods and optimization techniques of dynamic latched comparators. It compares lathed and continuous comparators and describes their principle. Then it analyses latched comparators with respect to the offset, speed and kickback noise. It shows practical comparator design focused on offset precision and kickback reduction.en
dc.formattextcs
dc.format.extent263-265cs
dc.format.mimetypeapplication/pdfen
dc.identifier.citationProceedings of the 23st Conference STUDENT EEICT 2017. s. 263-265. ISBN 978-80-214-5496-5cs
dc.identifier.isbn978-80-214-5496-5
dc.identifier.urihttp://hdl.handle.net/11012/187102
dc.language.isocscs
dc.publisherVysoké učení technické v Brně, Fakulta elektrotechniky a komunikačních technologiícs
dc.relation.ispartofProceedings of the 23st Conference STUDENT EEICT 2017en
dc.relation.urihttp://www.feec.vutbr.cz/EEICT/cs
dc.rights© Vysoké učení technické v Brně, Fakulta elektrotechniky a komunikačních technologiícs
dc.rights.accessopenAccessen
dc.subjectComparatoren
dc.subjectlatched comparatoren
dc.subjectoffseten
dc.subjectpropagation delayen
dc.subjectkickback noiseen
dc.titleDesign Of Latched Comparatoren
dc.type.driverconferenceObjecten
dc.type.statusPeer-revieweden
dc.type.versionpublishedVersionen
eprints.affiliatedInstitution.departmentFakulta elektrotechniky a komunikačních technologiícs
Files
Original bundle
Now showing 1 - 1 of 1
Loading...
Thumbnail Image
Name:
263_eeict2017.pdf
Size:
862.43 KB
Format:
Adobe Portable Document Format
Description: