Clock Domain Crossing Interfaces
but.event.date | 23.04.2015 | cs |
but.event.title | Student EEICT 2015 | cs |
dc.contributor.author | Cabal, J. | |
dc.date.accessioned | 2015-08-25T08:42:46Z | |
dc.date.available | 2015-08-25T08:42:46Z | |
dc.date.issued | 2015 | cs |
dc.description.abstract | This work presents an easy-to-use library of clock domain crossing modules and a methodology for it's use. These crossings are inevitable in moderately complex firmware designs. Incorrectly implemented clock domain crossing modules can lead to data corruption or data loss. For correct functionality of these crossings it is necessary to apply correct constraints. Automatic application of contraints is a part of the created library. Its easy use is also supported by the methodology for selection of correct clock domain crossing module in the form of a decision tree. | en |
dc.format | text | cs |
dc.format.extent | 37-39 | cs |
dc.format.mimetype | application/pdf | en |
dc.identifier.citation | Proceedings of the 21st Conference STUDENT EEICT 2015. s. 37-39. ISBN 978-80-214-5148-3 | cs |
dc.identifier.isbn | 978-80-214-5148-3 | |
dc.identifier.uri | http://hdl.handle.net/11012/42923 | |
dc.language.iso | cs | cs |
dc.publisher | Vysoké učení technické v Brně, Fakulta elektrotechniky a komunikačních technologií | cs |
dc.relation.ispartof | Proceedings of the 21st Conference STUDENT EEICT 2015 | en |
dc.relation.uri | http://www.feec.vutbr.cz/EEICT/ | cs |
dc.rights | © Vysoké učení technické v Brně, Fakulta elektrotechniky a komunikačních technologií | cs |
dc.rights.access | openAccess | en |
dc.subject | FPGA | en |
dc.subject | CDC | en |
dc.subject | metastability | en |
dc.subject | Vivado | en |
dc.title | Clock Domain Crossing Interfaces | en |
dc.type.driver | conferenceObject | en |
dc.type.status | Peer-reviewed | en |
dc.type.version | publishedVersion | en |
eprints.affiliatedInstitution.department | Fakulta elektrotechniky a komunikačních technologií | cs |