Low Latency SC Decoder Architecture for Interleaved Polar Codes

Simple item page
dc.contributor.authorJali, N.
dc.contributor.authorMuralidhar, P.
dc.contributor.authorPatri, S. R.
dc.coverage.issue3cs
dc.coverage.volume31cs
dc.date.accessioned2022-08-15T08:55:02Z
dc.date.available2022-08-15T08:55:02Z
dc.date.issued2022-09cs
dc.description.abstractInterleaved polar (I-Polar) codes, a new facet of polar codes to achieve better channel capacity, is designed by placing the interleaver and deinterleaver blocks midway between the stages of the polar codes. Low latency hardware optimization makes their implementation even more suitable for ultra-reliable low latency applications. This study proposes an optimal hardware design for low latency interleaved polar codes by reframing the last stage of the interleaved successive cancellation decoder. A high-speed adder-subtractor is used to reduce the latency further, thus increasing the speed of operation. Interleaving data in the proposed polar codes augment BER performance compared to conventional (n, k) polar codes. The proposed I-Polar codes are synthesized using Synopsys design compiler (SDC) in CMOS 65-nm technology. Results show that the latency is reduced by 50.5% on average compared to the conventional polar codes as high-speed adder and merged processing elements are used. Moreover, the average gate count and power are reduced by 14% and 40.56%, respectively.en
dc.formattextcs
dc.format.extent398-405cs
dc.format.mimetypeapplication/pdfen
dc.identifier.citationRadioengineering. 2022 vol. 31, č. 3, s. 398-405. ISSN 1210-2512cs
dc.identifier.doi10.13164/re.2022.0398en
dc.identifier.issn1210-2512
dc.identifier.urihttp://hdl.handle.net/11012/208231
dc.language.isoencs
dc.publisherSpolečnost pro radioelektronické inženýrstvícs
dc.relation.ispartofRadioengineeringcs
dc.relation.urihttps://www.radioeng.cz/fulltexts/2022/22_03_0398_0405.pdfcs
dc.rightsCreative Commons Attribution 4.0 International licenseen
dc.rights.accessopenAccessen
dc.rights.urihttp://creativecommons.org/licenses/by/4.0/en
dc.subjectBERen
dc.subjectdeinterleaveren
dc.subjectinterleaveren
dc.subjectI-Polaren
dc.subjectlatencyen
dc.subjectultra-reliable low latency applicationsen
dc.titleLow Latency SC Decoder Architecture for Interleaved Polar Codesen
dc.type.driverarticleen
dc.type.statusPeer-revieweden
dc.type.versionpublishedVersionen
eprints.affiliatedInstitution.facultyFakulta eletrotechniky a komunikačních technologiícs
Files
Original bundle
Now showing 1 - 1 of 1
Thumbnail Image
Name:
22_03_0398_0405.pdf
Size:
844.59 KB
Format:
Adobe Portable Document Format
Description:
Download
Collections
2022/3