
# Compiling TTSL Training Project (DUT)(and)...

#####################################################################################################
# Compiling Protocol Aware Hardware Tester
# global_param_and_interface
#####################################################################################################
set_global_assignment -name VHDL_FILE ../../design/hw_tester/global_param_and_interface/p_parameters_and_constants.vhd --library hw_tester
set_global_assignment -name VHDL_FILE ../../design/hw_tester/global_param_and_interface/p_addresses.vhd --library hw_tester
set_global_assignment -name VHDL_FILE ../../design/hw_tester/global_param_and_interface/p_commands.vhd --library hw_tester
set_global_assignment -name VHDL_FILE ../../design/hw_tester/global_param_and_interface/p_functions.vhd --library hw_tester
set_global_assignment -name VHDL_FILE ../../design/hw_tester/global_param_and_interface/p_interfaces.vhd --library hw_tester

#####################################################################################################
# object_generator
#####################################################################################################
# interface
set_global_assignment -name VHDL_FILE ../../design/hw_tester/object_generator/interface/p_gen_interface.vhd --library hw_tester
# in_out_gen
set_global_assignment -name VHDL_FILE ../../design/hw_tester/object_generator/in_out_gen/ea_cmd_gen_fifo.vhd --library hw_tester
set_global_assignment -name VHDL_FILE ../../design/hw_tester/object_generator/in_out_gen/ea_cmd_gen_decoder.vhd --library hw_tester
set_global_assignment -name VHDL_FILE ../../design/hw_tester/object_generator/in_out_gen/ea_status_object_gen.vhd --library hw_tester
set_global_assignment -name VHDL_FILE ../../design/hw_tester/object_generator/in_out_gen/ea_avalon_mm_interface_gen.vhd --library hw_tester
# pattern_gen
set_global_assignment -name VHDL_FILE ../../design/hw_tester/object_generator/pattern_gen/p_patt_gen_interface.vhd --library hw_tester
set_global_assignment -name VHDL_FILE ../../design/hw_tester/object_generator/pattern_gen/p_lfsr.vhd --library hw_tester
set_global_assignment -name VHDL_FILE ../../design/hw_tester/object_generator/pattern_gen/ea_control_patt_gen.vhd --library hw_tester
set_global_assignment -name VHDL_FILE ../../design/hw_tester/object_generator/pattern_gen/ea_fifo_avalon_st.vhd --library hw_tester
set_global_assignment -name VHDL_FILE ../../design/hw_tester/object_generator/pattern_gen/ea_lfsr_gen.vhd --library hw_tester
set_global_assignment -name VHDL_FILE ../../design/hw_tester/object_generator/pattern_gen/ea_linear_gen.vhd --library hw_tester
set_global_assignment -name VHDL_FILE ../../design/hw_tester/object_generator/pattern_gen/ea_patt_gen_mux.vhd --library hw_tester
set_global_assignment -name VHDL_FILE ../../design/hw_tester/object_generator/pattern_gen/ea_pattern_gen.vhd --library hw_tester
# port_gen
set_global_assignment -name VHDL_FILE ../../design/hw_tester/object_generator/port_gen/p_port_gen_interface.vhd --library hw_tester
set_global_assignment -name VHDL_FILE ../../design/hw_tester/object_generator/port_gen/ea_input_mux.vhd --library hw_tester
set_global_assignment -name VHDL_FILE ../../design/hw_tester/object_generator/port_gen/ea_control_port.vhd --library hw_tester
set_global_assignment -name VHDL_FILE ../../design/hw_tester/object_generator/port_gen/ea_ethernet_output.vhd --library hw_tester
set_global_assignment -name VHDL_FILE ../../design/hw_tester/object_generator/port_gen/ea_port_gen.vhd --library hw_tester
# top_gen
set_global_assignment -name VHDL_FILE ../../design/hw_tester/object_generator/top_gen/ea_top_generator.vhd --library hw_tester

#####################################################################################################
# object_monitor
#####################################################################################################
# interface
set_global_assignment -name VHDL_FILE ../../design/hw_tester/object_monitor/interface/p_mon_interface.vhd --library hw_tester
# in_out_mon
set_global_assignment -name VHDL_FILE ../../design/hw_tester/object_monitor/in_out_mon/ea_cmd_fifo_mon.vhd --library hw_tester
set_global_assignment -name VHDL_FILE ../../design/hw_tester/object_monitor/in_out_mon/ea_cmd_mon_decoder.vhd --library hw_tester
set_global_assignment -name VHDL_FILE ../../design/hw_tester/object_monitor/in_out_mon/ea_avalon_mm_interface_mon.vhd --library hw_tester
# pattern_mon
set_global_assignment -name VHDL_FILE ../../design/hw_tester/object_monitor/pattern_mon/p_patt_mon_interface.vhd --library hw_tester
set_global_assignment -name VHDL_FILE ../../design/hw_tester/object_monitor/pattern_mon/p_lfsr_mon.vhd --library hw_tester
set_global_assignment -name VHDL_FILE ../../design/hw_tester/object_monitor/pattern_mon/ea_control_patt_mon.vhd --library hw_tester
set_global_assignment -name VHDL_FILE ../../design/hw_tester/object_monitor/pattern_mon/ea_exp_fifo_avalon_st.vhd --library hw_tester
set_global_assignment -name VHDL_FILE ../../design/hw_tester/object_monitor/pattern_mon/ea_obs_fifo_avalon_st.vhd --library hw_tester
set_global_assignment -name VHDL_FILE ../../design/hw_tester/object_monitor/pattern_mon/ea_scoreboard.vhd --library hw_tester
set_global_assignment -name VHDL_FILE ../../design/hw_tester/object_monitor/pattern_mon/ea_lfsr_mon.vhd --library hw_tester
set_global_assignment -name VHDL_FILE ../../design/hw_tester/object_monitor/pattern_mon/ea_linear_mon.vhd --library hw_tester
set_global_assignment -name VHDL_FILE ../../design/hw_tester/object_monitor/pattern_mon/ea_patt_mon_mux.vhd --library hw_tester
set_global_assignment -name VHDL_FILE ../../design/hw_tester/object_monitor/pattern_mon/ea_pattern_mon.vhd --library hw_tester
# port_mon
set_global_assignment -name VHDL_FILE ../../design/hw_tester/object_monitor/port_mon/p_port_mon_interface.vhd --library hw_tester
set_global_assignment -name VHDL_FILE ../../design/hw_tester/object_monitor/port_mon/ea_content_addressable_memory.vhd --library hw_tester
set_global_assignment -name VHDL_FILE ../../design/hw_tester/object_monitor/port_mon/ea_header_checker.vhd --library hw_tester
set_global_assignment -name VHDL_FILE ../../design/hw_tester/object_monitor/port_mon/ea_control_port_mon.vhd --library hw_tester
set_global_assignment -name VHDL_FILE ../../design/hw_tester/object_monitor/port_mon/ea_port_mon.vhd --library hw_tester
# top_mon
set_global_assignment -name VHDL_FILE ../../design/hw_tester/object_monitor/top_mon/ea_top_monitor.vhd --library hw_tester

#####################################################################################################
# top_pa_hw_tester
#####################################################################################################
set_global_assignment -name VHDL_FILE ../../design/hw_tester/top_pa_hw_tester/ea_top_pa_hw_tester.vhd
